

Status on SRS + Timepix

Michael Lupberger
University of Bonn




GridPix 2012, October 9th 2012 , Bonn



- SRS + Timepix
- 96 Chip Module

- Scalable Readout System (RD51, CERN)

Scalable Readout System
Status Feb. 2010



(1-5) Hybrids: user-specific front end electronics with discharge protection

SRS with Timepix chip



Until now: VHDCI 68 pin cable (same as for MUROS), will be HDMI soon

Completely passive A-Type card, routing signals


Timepix chip on carrier

Intermediate board (can carry 8 daisy-chained chips)

JTAG programmer


Ethernet to SRU / PC

SRS FEC with Virtex 5 FPGA



Status Timepix+SRS Readout


- Most of the functionality of the Muros+Pixelman system is implemented
 - Set matrix and DACs (FSR)
 - Read out matrix
 - Reset, start/stop measurement, measure with certain shutter length
 - DAC scan in Software + osci (no ADC jet)
 - Threshold equalisation
 - External test pulses
- Setup with one chip in operation
- Octoboard production ongoing
- Software/Firmware modifications for octoboard




96 chip module




- Near goal: LCTPC module with 4x3 submodules, each octoboards, staggered boards



96 chip board



96 chip board



Timepix chip is used as readout structure in gaseous detector (prototypes)

- SRS + Timepix in operation
- Data taking possible
- Software/Firmware extensions for octoboard in preparation
- Preparation of LCTPC module with O(100) chips
 - Hardware modifications on detector side planed
 - HDMI cables
 - Electronics
 - Power supply
 - Adapter card will also be modified
 - Cooling (Master student)
- First octoboard (Timepix chips) might be ready soon

Motivation



Advanced European Infrastructures for Detectors at Accelerators

- 4 year EU FP 7 Research Infrastructures program project
- Started February 2011
- > 80 institutes from 23 European countries
- Budget: 27 million € (8 million € from the EU)
- Coordinated by CERN

Subtask 9.2.3 (Bonn, CEA, Mainz, NIKHEF):

Common readout systems for gaseous detectors. Auxiliary electronics for the read-out of pixellated front-end chips, aimed at highly granular pixel read-out of gas detectors, are to be developed.

- New readout system for pixellated chip (Timepix chip)
- Cover large area for TPC/inner tracker application

People in AIDA Subtask 9.2.3



- Bonn:
 - Klaus Desch (Professor)
 - Jochen Kaminsky (PostDoc), new chip carrier, adapter card (SRS)
 - Michael Lupberger (PhD), FPGA firmware on Virtex6/SRS
- CEA:
 - Paul Colas (group leader)
 - Technicians at CEA, supporting hardware for chip carrier
- Mainz:
 - ~~Uli Schäfer (Dr.)~~
 - ~~Christian Kahra in some time as PhD (?), PC software~~
 - ~~Michael Zamrowski (gone), 1st version of FPGA on Virtex5~~
- NIKHEF
 -
- CERN: support from SRS group
 - Hans Müller (coordinator), Sorin, Jose (FEC design)