

GOSSIPO 3

A front-end pixel chip prototype for read-out of MPGDs

Christoph Brezina¹, Klaus Desch¹, Harry van der Graaf², Vladimir Gromov²,
Ruud Kluit², Andre Kruth¹, Francesco Zappone²

¹ Institute of Physics, University of Bonn


² National Institute for Subatomic Physics (NIKHEF), Amsterdam



Eudet Anual – Geneva University
October 2009



MPGD read-out




GOSSIPO application:

- 3D tracking
- SLHC compatible
- High efficiency of detection of single primary electrons
- High resolution TDC (each pixel)
- Low power

GOSSIPO3: Goals

- Prototype should lead to a chip with:
 - Pixel size $\sim 60 \times 60 \mu\text{m}^2$
 - Accuracy (bin size of TDC) $\sim 1.7\text{ns}$
 - Drifttime up to $100\mu\text{s}$
 - ToT accuracy $\sim 200e^-$ ($\sim 27\text{ns}$)
 - ToT up to $6.4\mu\text{s}$ ($\sim 28ke^-$)
 - Noise $\sim 70e^-$
 - Rise time 20ns
 - Power consumption $< 100\text{mW}/\text{cm}^2$ ($\sim 3\mu\text{W}/\text{ch}$)
- Features will be:
 - One of two modes: Time measurement or counting
 - Timemode allows: Hit arrival time & ToT in each pixel simultaneously
 - External trigger
 - First steps towards selftriggering (fast OR from InGrid)

MPW run on 21.09.09




InGrid preamp

Analogue signal chain
(3 preamps & comparators)

Two complete Pixels
(one without front-end)

LDO (vddd)

Front-end





- Low parasitic capacitance (10fF)
- Very small feedback capacitor therefore high gain
- Constant current feedback (1nA)
- Low power consumption (3µW/ch)
- Low noise (70e⁻)
- Channel to channel threshold spread ~ 70e⁻

Discharge protection

NO protection layer

With protection layer




$$Q_{dis} = U_{HV} \cdot C_{GR} = 10\,000\text{pC}$$

$$Q_{dis} = U_{HV} \cdot C_{SP} = 8\text{pC}$$


SiNProt layer limits the size the discharge

Protection device


Standard NFET (W=1μm, L=0.24 μm)




- Small area (w=1μm l=0.24μm)
- Low parasitic capacitance (1.3fF)
- Negligible leakage current (250pA)



TDC with Local fast oscillator




- $\text{Time} = N^{\text{slow}} / F^{\text{slow}} + N^{\text{fast}} / F^{\text{fast}}$
- Eliminates need for a fast clocknet, reducing:
 - Power needs (relaxed demands to clock buffers & smaller effect of parasitics)
 - Crosstalk



Matching issues


- Pixel to pixel mismatch:



- Process variation (wafer to wafer mismatch)

vdd_osc	nominal	lower limit	upper limit
0.61 V		1.72 ns	
0.76 V	1.73 ns	1.13 ns	2.26ns
1.1 V			1.72 ns

Onchip LDO




Freq [MHz]




- VDD adjustment allows frequency tuning for all fast oscillators on the chip
 - This can compensate die to die frequency mismatch
 - Pixel to Pixel mismatch is negligible (no Pixel tuning needed)
 - Temperature effects may be compensated via reference voltage

The Pixel

Block diagram




Layout




- Control signals**
- Slow clock
 - TRIGGER (common stop)
 - TOKEN
 - RESET

LFSR = Counters
(data taking)
or
LFSR = Shift registers
(data read-out)

Pixel Logic



Data taking phase (LFSR = Counter) Data read-out Phase (LFSR = Shift Registers)



Conclusions

- GOSSIPO-3 is a prototype chip of a front-end pixel chip for read out of MPGDs
- Every pixel features:
 - A high resolution TDC (1.7ns)
 - Dynamic range up to 100 μ s
 - A ToT counter
- As the chip itself the testsystem is developed by NIKHEF and Bonn in close collaboration

The front-end circuit

